We present a pin-assignment algorithm based on a new multi-layer chip-level global router. Combining pin assignment and global routing has been an important approach for the pin-assignment problem. But there are many difficulties when combining the two processes. In the past, only specialized global routing methods were used in the combined process. In our pin assignment program, we use an actual global routing algorithm. To meet the requirement of pin assignment while keeping the routing quality, we dynamically adjust the weights in the routing graph during the routing stage. In addition, the multi-layer technology has introduced new challenges for the pin-assignment problem. Our algorithm can also handle the modern technology to provide pin assignment for multi-layer layouts. To our knowledge, no other pin assignment program can handle multi-layer layout. Tests on industrial circuits show that our pin-assignment algorithm is quite effective at reducing the demand for routing resources.
Introduction
The macro-cell design style is one of the most important VLSI design approaches. A circuit is partitioned into a set of functional blocks (also called macro cells). Usually, the physical design process for macro cells is divided into the following steps: floorplanning/placement, pin assignment, global routing, and detailed routing. In the floorplanning/placement step, the dimensions and locations of the macro cells (macros) are determined. In the pin assignment step, the locations of pins on the macro boundaries are determined. Global routing assigns the routing regions for connecting the pins of the same net. Detail routing generates the actual geometric layout for the interconnections.
In early research on the pin-assignment problem, the pins are assigned on a block by block basis [6] [7] [8] . To determine the pin locations for a macro, [6] used two concentric circles for the current macro to assist the assignment. A nine-case (or nine-zone) method was used to decide the pin locations in [7] . A "radar sweep" arm based on the current block was used to determine the topological pin assignment in [8] . The disadvantage of the blockby-block method is obvious. The total wire length and chip area are the two most important objectives to be optimized for the macro-cell physical design. Neither of them can be estimated accurately without carrying out the global routing step [2] . Processing the assignment block by block simply neglects too many important factors. In additional to the methods mentioned above, [9] used a physical analogy for the pin-assignment problem. But the method assumed the pins on a macro have a fixed relative order. The limitation is not practical for general applications.
Since pin assignment and global routing are closely related, combining the two steps has been a necessary approach for the recent research on the pin-assignment problem [2] [3] [4] [5] . The center of a net was used to do an approximate pin assignment in [5] . Given a net N, Ma(N) denotes the set of macros containing at least one pin connected to net N.
is the size of the set, i.e. the number of macros which belong to a net. Given a macro m, m (x) and m(y) are the coordinates of the center of m. The center of a net
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N, (ncx(N), ncy(N)), is defined as follows:
The position of a pin in net N is determined by the intersection of the periphery of m and the line which connects the center of m and the center of the net N. So the approximate pin assignment assigns a pin to some segment of the boundary of a macro. Then global routing is performed on a channel intersection graph. The global routing results are used to decide the exact position for the pin. A channel intersection graph was used in [2] to perform the global routing. The pin assignment is decided by the global routing results. The weight function of the routing graph consists of two terms. One is how crowded the pins are in a macro's boundary segment. The other is the rectilinear distance between the center of a net and the center of a channel. Both of the above algorithms rely on using the center of a net. This approach suffers from the same drawbacks which the block-by-block method has. The center of a net contains no information about blockage in the path or possible channel capacity violations. Hence, the pin assignment may cause difficulties in the actual global routing. A channel connection graph was used as the global routing graph in [4] , and feed-through paths inside macros are also allowed in the algorithm. A channel graph was used in [3] to perform the routing and allowed block re-shaping. From reviewing the above algorithms, we can learn the following points. First, accurate global routing results are the basis for good pin assignment. Second, as the technologies advance, more flexibility is needed for the pin assignment. The global routing is formulated as the Special Steiner Minimum Tree (SSMT) problem in the above four algorithms. SSMT is a Steiner minimum tree of a net in which all the pins are leaves. This is because in traditional pin assignment, each macro can have only one pin for one net. Therefore, restricted Steiner tree heuristics were used for the global routing. A restricted Steiner tree heuristic usually yields worse results than the general heuristics, but the general heuristic can not guarantee that the pins are all leaves. Another problem for the above algorithms is that the routing graphs they used are not suitable for multi-layer layouts.
As the VLSI technologies advance, the number of routing layers keeps increasing. The new technologies introduce many difficulties for old physical design models. To handle the multi-layer layout pin-assignment problem, we have developed an algorithm based on an effective multi-layer global router [1] . The pin assignment is closely combined with an actual global router. We use the same general Steiner tree algorithm used in the global router for pin assignment. Since a general Steiner tree heuristic does not guarantee the pins to be leaves, the results imply that we may have multiple pins assigned to a macro for a net. Although this is not acceptable in traditional pin assignment, this may actually be needed in multi-layer layouts. Because there are more routing layers, more layers are available for the routing inside macros. Having more than one pin on a macro is often a virtue for multilayer layouts. So our pin assignment program initially generates a multiple-pin assignment solution. If the internal routing resources are not available to implement the multiple-pin assignment, we
will remove the extra pins and allow only one pin on a macro for a net. We developed an algorithm to convert a multiple-pin assignment to a one-pin per macro assignment while maintaining the routing quality. The rest of the paper is organized as follows. Section 2 briefly reviews the multi-layer macro-cell global routing model which our pin assignment algorithm is based on. Section 3 describes our pin assignment algorithm. Section 4 shows experimental results on some industrial circuits. Section 5 concludes the paper.
The Multi-layer Global Routing Model
Since our pin assignment program is based on our global router, it is necessary to understand our global routing model before we can introduce our pin assignment algorithm.
In [1] , we presented a multi-layer chip-level global router based on a 3-dimensional routing graph. The routing graph closely models the multi-layer macro-cell layout. It contains not only the topological information but also the layering and via information. Therefore, the global router can give a very accurate estimate for the routing resources needed. In addition, the global router can be used for many objective functions, such as solving the congestion problems due to the channel capacity limits, minimizing the number of vias, or minimizing the chip area. We assume that all macro cells are rectilinear. Given a placement of macro cells, the chip area is divided into small regions by cut lines which are the extension lines of the boundaries of the macro cells. Figure 1 shows how the regions are defined. The cut lines are shown as the dashed lines.
In each region, we place a node for each layer. The nodes for different layers in the same region are connected by via edges. If a layer is used for horizontal tracks, horizontally adjacent nodes of the layer are connected by edges. That means each node of the layer has horizontal edges connected to the nodes of the adjacent regions. Similarly, for layers used for vertical tracks, vertical edges are presented between the adjacent nodes. Furthermore, if a certain layer cannot go through the cells, there will be no edges connecting the nodes of the layer inside the cells. The only exceptions are the boundary regions inside the cells. The nodes in the regions adjacent to cell boundaries still have edges connecting to regions outside the cell. That is because the pins on the cell's boundaries are mapped inside the boundary regions. So the edges across the boundaries on a cell-blocked layer are needed for the pins to exit. But those edges are directed edges. They can only be used for the pins to exit and are not used for any other routing purposes. The directed edges make route searching on the blocked layer efficient. Figure 2 is an example of a routing graph. There are two layers. One is for horizontal and the other is for vertical routing. The horizontal layer is not available inside the cells. The vertical layer is available over the top. If there is one more layer available, one more layer of nodes can be added, and the edges are added accordingly. This routing structure is flexible and accurate for multi-layer technology.
Every edge except the via edges in the routing graph is assigned a weight according to the wire length which the edge represents. Usually, the wire length is the distance between the nodes which the edge connects, i.e. the distance between the centers of two adjacent regions. For different layers, the weights can be adjusted due to the resistance difference. The weights of the via edges can be specified by the users. Usually, it reflects the equivalent resistance of a via. To route a net on the routing graph, all the pins of the net are mapped to the nodes corresponding to the layer specified and the regions where the pins reside. For the pins on the boundaries of the cells, we map them inside the cells. Then the global routing problem is formulated as finding a Steiner minimum tree on the routing graph. The definition of the Steiner tree in networks is as follows [10] :
• GIVEN: An undirected network G=(V,E,c) where c: is an edge length function, and a non-empty set N, , of terminals.
there is a path between every pair of terminals, total length is minimized.
T G (N) is called a Steiner minimal tree of G.
We developed a Steiner-tree algorithm based on a shortest path heuristic which in turn is based on Kruskal's algorithm for finding a minimum spanning tree [10] . The original algorithm can be described in three steps. First, each terminal forms a set. Second, a shortest path between any two sets is found to merge the two sets into one set. Third, if there are more than one set, go to the second step. Otherwise, the Steiner tree is found. The key difference between our algorithm and the original algorithm is that we retain multiple shortest paths between two sets. Hence, there may be cycles in the routes. A stage for removing cycles is necessary to guarantee the result to be a valid route. Also, a straightforward improvement stage is also added. Each segment in the route is ripped up and rerouted. If a better segment is found, the old segment is replaced by the new one. The test results show our algorithm outperforms other graph-based Steiner tree heuristics which can handle irregular graphs [1] . The same heuristic was used in our pin assignment algorithm. To meet some special requirements for pin assignment, we added some weight-adjusting steps into the heuristic. The details will be introduced in the next section. 
To combine pin assignment and global routing, we have added some extensions to the global routing graph. For pin assignment, each pin on a macro is mapped to the center of the macro. According to this concept, we added one node for each macro. But the nodes do not necessarily represent the centers of the macros. It is just where the pins are mapped to. Those nodes are connected to the nodes in the boundary regions of the macros by directed edges. Those directed edges are called connection edges. Connection edges only connect the macro nodes to the nodes of the layers which are permitted for pin placement. Figure 2 shows the modified routing graph. The round nodes are the "macro" nodes. The connection edges are directed, because they are only used to let the pin get to the boundary regions and are not used for other routing purposes. Initially, the weights for the connection edges are all set to a minimal value (e.g. we use 1) to show that a pin can be placed on any segment of the boundary of a macro. The weights of the other edges are set the same way as for global routing.
After the routing graph is constructed, we route each net on the graph sequentially. The pins of a net are mapped to the corresponding macro nodes. Then, we use the algorithm mentioned in section 2 to search for a Steiner tree connecting the terminals. During the routing, the channel congestion and chip area factor are not considered, since they are handled as a post-processing step [1] . The pin assignment algorithm is as follows: Pin_assignment() 1. build the routing graph (an example is in Figure 2) 2. for (each net) { 3.
Initialize the weights of the edges 4.
Steiner_minimum_tree(net) /* perform stage 1 global routing */ 5.
if (no macro has more than one pin assigned) continue 6.
if (multiple-pin assignment is allowed) continue 7.
calculate the macro centers for the macros with multiple pins assigned 8.
update the weights of the edges 9.
Steiner_minimum_tree(net) /* perform stage 2 global routing */ 10.
if (no macro has more than one pin assigned) continue 11.
examine routing results and set proper direction for macros 12.
update the weights of the edges 
3.b Routing for multiple-pin assignment
After the stage 1 global routing, a minimum-weighted Steiner tree (a minimum wire length route) is generated for a net. This is the initial routing for the net. Since the Steiner_minimum_tree subroutine searches for a general Steiner minimum tree, it does not guarantee that every pin is a leaf of the tree. In the route, a macro may have more than one edge crossing its boundaries. Such a case implies that more than one pin should be placed on the macro for the net. Figure 4 shows an example. In the example, Macro_A requires one pin on the right side and one pin on the bottom side. Since we have cut lines in our routing model, we therefore know which segment of the boundary a pin should be placed on according to the route.
As we mentioned in section 2, our Steiner tree algorithm allows multiple paths in the middle of the process. Figure 4 shows the route of the example in Figure 4 before the extra path is removed. During the routing, path 1-A-B-C-2 and 1-D-E-F-2 have the same weight, so both paths are used to connect pin 1 and pin 2. If neither path is connected in the middle as the routing progresses, one of the paths will be removed to make a valid route. Since the weight is the same, the cycle-removing step randomly removes For global routing, both routes have the same wire length. But for pin assignment, the route in Figure 4 is the only optimal solution, because it reduces the internal (to the macro) routing congestion.
One important issue for multiple-pin assignment is that internal routing congestion needs to be considered as well. But wire length inside a macro is not a static parameter. It changes as the routing progresses. For example, in Figure 4 , path 1-A-B-C-2 and 1-D-E-F-2 have the same weight initially. But when path 1-G-H-I-3 is connected, their weights should be different. Hence, for each net, before the cycle-removing step, we examine the routing, and adjust the weights of some edges so that proper segments are removed. We select a corner as the basis for adjusting the weights. When pins are needed on two adjacent sides of a macro, moving pins closer to the corner where two adjacent sides meet saves the routing resources needed inside the macro. In the example, the lower right corner is chosen. The weights of the edges crossing the boundaries are incremented by an amount equal to their distance to the corner. The edge D-E is closer to the lower right corner than the edge A-B, so its weight is less than that of edge A-B during the cycle-removing step. This adjustment results in the removal of
For a macro with pins on three adjacent sides, there are two corners which can be chosen from. Either one of the corners can be used. For all other cases, the edge weights are not adjusted. After the initial routing is done, to make a valid pin assignment, we need to solve two more issues. First, a segment of a boundary may be over-congested because it is assigned too many pins. Second, the multiple-pin assignment could cause routing congestion problems inside the macros.
To solve the first issue, a re-routing technique is used. The method is as follows:
Solve_pin_congestion(segment_of _a_boundary) 1. for (each net using the segment_of _a_boundary) { 2. search for an alternate route for the net which avoids any over-congested boundary.
3.
difference=the weight of the new route minus the weight of the initial route 4.
the net is inserted into a priority queue according to difference. 5. } 6. while (the segment_of _a_boundary is still over-congested) { 7.
get the minimum-difference net from the priority queue. 8.
replace the initial route of the net by the new route. 9.
remove the net from the list of those nets using the segment_of _a_boundary.
}
This method is used to solve the most over-congested boundary segment, then the second most over-congested one, and so on. It proceeds until all the over-congested boundary segments are processed. The method is not totally net-ordering independent, but it does solve some of the net-ordering problem. For the second issue, multiple pins on a macro, it is usually not a problem. In traditional pin assignment, one macro can only have one pin for one net. However, for today's multi-layer technology, there are more layers available for the internal routing inside the macros. This also means that inside the macros the routing resources may not be fully used for internal connections. Some of the routing resources may be used to provide more than one pin on the boundary for some signals. Besides, this may save the overall routing resources. Figure 6 shows an example. For a long rectangular macro, if a signal is needed on both long sides, it would consume less routing resources to have a pin on both sides. With only one pin on the macro, some long wires are needed to go around the macro.
If the multiple-pin assignment does not cause any routing congestion problems inside the macros, the initial routing is sent to the pin-congestion-solving step (line 15-19 in pin_assignment in section 3.a), then to the final stage (line 20) to assign the exact location of the pins. However, since some internal routing congestion problems may occur, we need to be able to re-route the nets which have more than one pin on some macros and cause the internal routing congestion problems. More processing is needed to convert the multiple-pin assignment to a single-pin assignment for those macros having internal routing congestion problems.
3.c Routing for single-pin assignment
Before the stage 2 routing, the weights of the edges have to be adjusted according to the initial routing results. Here, we introduce the definition of "macro center." In multiple-pin assignment, a macro could have more than one pin for a net. For a net N, a macro M has a set of pins, P (N, M) .
is the size of the set, i.e. the number of pins of N on M.
Given a pin p, p(x) and p(y) denote the coordinates of the pin. The macro center of a macro M for a net N, (mcx(N,M), mcy(N,M)), is defined as follows:
Unlike other pin assignment algorithms, our initial routing does not consider the center of a net. But during the second routing stage, we take the macro centers into consideration. (In contrast, the center of a net is calculated from the position of the macros. It is decided before the routing is performed.) The macro center is calculated from the information obtained from the initial routing. According to the initial routing, we place the pins at the middle of each corresponding boundary segment, so we can calculate the macro center for those macros with more than one pin for a net. During the second stage routing, this information is used to calculate the weight of the edges which cross the boundaries. For the initial routing, an edge's weight is the wire length between the two nodes which are connected by the edge. During the second stage, an edge which crosses the boundary of the macro by means of a macro center has its wire length calculated from the macro center to the outside node. Figure 7(a) shows how a macro center is decided. The small triangle shows the macro center. Figure 7(b) shows how the wire length is calculated to one of the possible pin locations. During the second routing stage, the macro centers help reduce the pins required on a macro. But only the macros with more than one pin in the initial routing have a macro center. The reason is that those macros with only one pin still need the flexibility (i.e. the possibility of having more than one pin for a net on a macro) during the second stage to get the best results. Since the macro center method does not guarantee to totally remove the internal Figure 6 . Example of a multiple-pin on a macro
congestion, we need a third stage to further limit the number of pins on a macro for a net.
For those nets which still have multiple pins on macros after the second stage, they are processed by one more stage. We use a forced-direction method in the third stage. We force the direction of the pins on some macros. The direction is decided by the following rules. For a net, those macros which have only one pin are forced to the direction of the only pin. For example, if a macro has one pin on the right side according to the second routing, the macro can only have a pin on the right side during the third routing stage. For those macros which have more than one pin, the direction is decided by the macro center calculated before the second routing stage. The side closest to the macro center is the direction for the macro. It is possible that one macro has one pin for the initial routing, but has more than one pin in the second routing. For those macros, the direction is decided by the initial routing. For some cases, the macro center does not prefer any side. For example, if a macro has two pins, one on the right side and one on the top side, and the macro center has the same distance to either side. In this case, the direction is chosen randomly from among both sides. Another case is that two pins are on opposite sides. This causes the macro center to be at the middle of both sides. For this case, it is not good to randomly choose a direction from either side. This is because when a macro has two pins on opposite sides, it usually means the signal wants to pass through the macro. Those macros are held during the third routing stage. They do not join the routing until all other macros are connected. Then they are connected to the existing route one by one. This approach guarantees single-pin assignment for the macros and usually yields better results. To efficiently implement this method, we take the advantage of the nature of our Steiner tree heuristic. Our Steiner-tree algorithm is based on a shortest path heuristic which in turn is based on Kruskal's algorithm for finding a minimum spanning tree [10] . The shorter paths between the terminals are found first. The connection edges, which are introduced in section 3.a, connect the terminals to the routing graph. We set a large weight (we use the wire length of the initial route of the net) to the connection edges of those macros which have pins on opposite sides. The large weights naturally delay the connection to those macros. Those macros won't get connected until all other macros are connected. (a) (b) (c) Figure 8 shows an example. Figure 8(a) is the initial routing. Figure 8(b) shows that the direction of the center macro is decided incorrectly. In Figure 8 (c), the middle macro is excluded in the beginning of the routing. The route between the two outer macros is connected first. Then the middle macro joins them. Our algorithm yields the optimal result in this case. The reason why we use the three-stage approach is to allow the maximum freedom for the routing to get better results. The later the stage, the more limitations. Stage 2 uses the information obtained from the initial routing to limit the routing. Stage 3 uses the information from the results of the two previous routing results to further limit the routing. This is a time-quality trade-off. The more information we obtain, the less possibility for setting incorrect limitations. Figure 9 shows the initial routing of a 4-pin net. This is also the multiple-pin assignment for the net. If there is an internal congestion problem, the process will proceed to the next stage. Figure 10 shows the result after the execution of the second stage routing. The number of pins on macro MAA is reduced by the macro center of MAA. The pin assignment for MDD also changes boundaries. But the number of pins on MBB is increased. This is because the assignment for MBB is not restricted, yet. According to the information from the two stages of routing, we can force the proper direction for each macro. During the final stage, the weights of the edges which cross the incorrect boundaries are increased, so the edges of the proper direction are favored. Figure  11 shows the final result. This is the result of single-pin assignment. The result is optimal for the four-pin net.
3.d Example
3.e Exact pin location
To decide the exact locations of the pins, we divide the pin connections into four cases. Figure 12 shows the four cases. The thick line is a segment of a macro boundary. Although they are shown horizontally, the vertical boundary is treated similarly. For case (a), the pin is assigned to the leftmost available position, for case (b), the rightmost available position. For case (c) and (d), they are assigned randomly after the other cases are processed. Please notice one difference in our routing model. A routing region is not necessarily a channel. It can have one side bounded by a macro and the other side open.
Results
We tested our program on some industrial circuits. Those circuits are shown in Table 1 . They already came with a pin assignment. We used our program to re-do the pin assignment. The placements were generated by TimberWolfMC v.3.1. We used a two-layer technology, one for horizontal tracks and the other for vertical tracks. 
macros. We used our global router [1] to obtain the wire length and area of three pin assignments. The first one is the original assignment. The second one is the traditional single-pin assignment. The third one is the multiple-pin assignment. We have the wire length comparison results in Table 2 and Table 2 . On average, the original wire length is reduced by 35% using our singlepin assignment algorithm, and by 53% using our multiple-pin assignment algorithm. Note that allowing more than one pin per net per macro reduces the total wire length by an average of 27% over allowing only a single pin per net per macro (the traditional approach). Table 3 . Wire length comparison. Table 4 and Table 4 show the area comparison results. Our program saves, on average, 23% of the area for the single-pin assignment and 28% for the multiple-pin assignment. Again, note that allowing multiple pins on a macro for a net yields an average area reduction of 9% over the traditional single-pin restriction. For multi-layer technologies, only a multiple-pin assignment can take the full advantage of it. To our knowledge, no other pin assignment program can handle multi-layer layout or assign multiple pins to a macro.
Conclusion
We have presented a new pin assignment algorithm which is closely combined with a multi-layer global router. Near-optimal global routing results are used for the pin-assignment task. In the past, combining pin assignment and global routing means that only an inferior global routing method could be used. We overcame the difficulties and actually combined the two stages. Since our global router is capable of handling multi-layer layout, our pin assignment can also work for multi-layer technology. All the objective functions which can be performed by the global router can be performed for the pin assignment. In addition, our algorithm is the first one reported which can assign multiple pins on a macro for a net. When the internal routing resources are available, this can greatly reduce the overall routing resources needed. The test results show that our pin assignment algorithm is quite effective at reducing the demand for routing resources.
